Buffer Layer Engineering on Graphene via Various Oxidation Methods for
  Atomic Layer Deposition by Takahashi, Nobuaki & Nagashio, Kosuke
1 
 
Buffer Layer Engineering on Graphene via Various Oxidation Methods 
for Atomic Layer Deposition 
 
Nobuaki Takahashi1, and Kosuke Nagashio*1,2 
1Department of Materials Engineering, The University of Tokyo, Tokyo 113-8656, Japan 
2PRESTO, Japan Science and Technology Agency (JST), Tokyo 113-8656, Japan 
*nagashio@material.t.u-tokyo.ac.jp 
 
Abstract: The integration of high-k oxide on graphene using atomic layer deposition requires an electrically 
reliable buffer layer. In this study, Y was selected as the buffer layer due to the highest oxidation ability in rare 
earth elements and various oxidation methods (atmospheric, high-pressure O2 and ozone) were applied to the Y 
metal buffer layer. By optimizing oxidation conditions of the top gate insulator, we successfully improve the 
capacitance of top gate Y2O3 insulator and demonstrate a large Ion/Ioff ratio for bilayer graphene under an external 
electric field. 
An electrically reliable gate stack formation is a 
building block for graphene field-effect transistors 
(FETs). Recently, there are two research directions. 
The first is the heterostructure formation with a 
layered h-BN top-gate insulator primarily for the 
condensed matter physics study at low temperature 
under high magnetic field.1-3) The second is the high-
k oxide formation on graphene for technological 
applications.4-8) Thus far, we achieved the high 
insulating properties of high-k Y2O3 top-gate in 
graphene FETs by the Y metal deposition and 
subsequent high-pressure O2 post-deposition 
annealing (HP-PDA).9) In addition, we succeeded in 
quantitatively evaluating the gap state density in the 
band gap of bilayer graphene.10) However, the surface 
roughness of Y2O3 insulator is not sufficiently small 
to further reduce the effective oxide thickness (EOT) 
due to the high deposition rate. To control the 
electrical quality of high-k insulator more accurately, 
atomic layer deposition (ALD) is one of the most 
widely used deposition methods because it results in 
excellent conformality and film-thickness 
controllability.11-13) ALD suffered from nucleation 
difficulties because graphene surface is chemically 
inert.14,15) To overcome these issues, the buffer layer 
has been intensively studied such as thin oxidized 
metal layers12,15-18) and organic polymers.11,14,19) 
Moreover, a good wetting property of Y2O3 on 
graphene has been recently reported.20-22) 
Although the degree of oxidation of buffer layers 
is critical, various oxidation methods [e.g., 
atmospheric-pressure O2 annealing (AP), high-
pressure O2 annealing (HP) and ozone annealing] 
have not been studied yet. Based on the 
thermodynamic consideration, as shown in 
Supplementary Fig. S1, the oxidizing ability follows 
the order of ozone, HP and AP. In this study, we 
applied different oxidation methods to the Y metal 
buffer layer and fabricated the Y2O3 top-gate 
graphene FETs using ALD. We discuss the suitable 
deposition and oxidation methods for the buffer layer. 
Additionally, we discuss the limitation of direct 
deposition of high-k on graphene based on the 
estimated k value. 
 
The ~90 nm SiO2/n+-Si substrates were heated at 
1050 C for 5 min in O2 gas flow to obtain a 
hydrophobic SiO2 surface with siloxane groups.23) 
Then, monolayer graphene was transferred on it by 
mechanically exfoliating Kish graphite. We fabricated 
bilayer graphene back-gate FETs containing source 
and drain electrodes [Ni(~10 nm)/Au(~50 nm)] using 
conventional electron beam (EB) lithography.24) The 
device was annealed in the Ar/H2 mixture gas flow at 
300 C for 3 hours in the deposition chamber. 
Subsequently, the Y metal was deposited via thermal 
evaporation of the Y metal in a PBN crucible in an Ar 
atmosphere with a partial pressure of 10-1 Pa. The 
thickness was controlled to be ~1 nm at a rate of ~0.1 
A/s. Then, the Y metal was oxidized via three 
different oxidation methods, (i) AP annealing in 
100 % O2 at 300 C for 10 min, (ii) HP annealing at 
100 atm in 100 % O2 at 300 C for 10 min, and (iii) 
Ozone annealing with ~100,000 ppm at RT for 5 min. 
In this study, ozone was generated using a silent 
discharge method (i.e., no UV irradiation). These 
conditions were selected to prevent the defect 
formation in graphene, which was confirmed by 
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Raman measurement through the Y2O3 layer. For 
ozone annealing, the ozone generally becomes 
inactive rapidly. So, the generated ozone 
concentration is considerably reduced through the 
home-made gas line from ozone generator to the rapid 
thermal annealing system (RTA). After ozone 
annealing at 300 C, graphene severely damaged. 
With reducing the temperature, ID/IG is drastically 
reduced. At room temperature, D band was negligible. 
Then, the sample was moved to an ALD reactor 
for Y2O3 deposition. (i-PrCp)3Y and water were used 
as precursor and oxidant, respectively. The thickness 
of Y2O3 deposited using ALD was ~5 nm and was 
estimated from the predetermined relation between 
the Y2O3 thickness on SiO2/Si wafer and deposition 
cycles. The detailed ALD conditions are shown 
elsewhere.18) After the Y2O3 deposition, the Al top 
gate electrode was formed via the EB lithography. 
Then, the measurement was performed in a vacuum 
prober at RT. 
 
First, the suitable buffer layer deposition 
methods were explored to prevent the defect 
formation in graphene. Monolayer graphene is used in 
this study because it is most sensitive to defect 
formation. The electron beam evaporation (EB) of the 
Y metal with ~0.1 A/s at 10-5 Pa on monolayer 
graphene introduced defects (ID/IG=0.355), as evident 
from the Raman D band in Fig. 1(a). It has been 
reported that the grazing-angle radio frequency 
sputtering strongly reduces the defect formation due 
to the angle dependence of energies required to 
displace a single C atom out of graphene.25) Therefore, 
the sample was mounted with tilt angles of 45, 60 
and 90, and then the Y metal was deposited again. 
With increasing tilt angles, the D band intensity was 
reduced, but the defects were still formed at 60 
(ID/IG=0.029). No Y deposition was observed at 90. 
Although EB evaporation is widely used for the buffer 
layer deposition of metals with high melting points, 
the defect formation should be taken into account. 
In case of EB evaporation, X-ray produced 
during the EB evaporation and/or Y vapor with the 
high kinetic energy might be origins for the defect 
formation. Therefore, simple thermal evaporation FIG. 1
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Figure 1. (a) Raman data for monolayer graphene with buffer layers deposited at different conditions. “EB” and “TE” indicate 
electron beam evaporation and thermal evaporation, respectively. The inset shows the magnified figure around the D band 
(vertical axis is in the log scale). The bottom data are obtained after the thermal deposition of the Y buffer layer in Ar, AP 
annealing, and the Y2O3 deposition using ALD. (b) Schematic drawing of the Y metal deposition chamber. (c) AFM image of 
the surface of the Y metal buffer layer deposited in Ar at a partial pressure of 10-1 Pa. 
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with a PBN crucible was performed in vacuum (10-5 
Pa), as shown in Fig. 1(b). The D band was still 
observed. These results suggest that the kinetic energy 
of Y vapor should be reduced. Therefore, Ar was 
introduced into the chamber, and the partial pressure 
of Ar was kept as 10-1 Pa. Thus, the mean free path 
was approximately 30 mm. In this case, no D band 
was found in the Raman data. In case of the film 
deposited by Ar sputtering, the capture of Ar in the 
film often reduce its electrical quality. The capture of 
Ar in the Y metal film was analyzed using thermal 
desorption spectroscopy and no Ar was detected. 
Figure 1(c) shows the atomic force microscopy 
(AFM) image of 1 nm Y metal on graphene, where the 
surface roughness (RMS) is ~0.3 nm. Based on these 
results, the thermal deposition of the Y metal in Ar is 
suitable for the buffer layer deposition. It should be 
noted that the thermal evaporation of the Y metal in 
O2 (partial pressure of 10-1 Pa) is not possible because 
the low deposition rate cannot be maintained due to 
the rapid oxidation of Y metal in a PBN crucible. 
Next, the oxidation of the Y metal buffer layer on 
monolayer graphene was investigated. The oxidation 
ability of Y metal is largest in the typical rare earth 
metals. Therefore, the Y metal is generally oxidized 
after the sample is taken out from the chamber, maybe 
even in the chamber with the vacuum of 10-5 Pa. Here, 
in order to improve the oxidation condition further, 
three different oxidation conditions were selected as 
mentioned above.  
To reveal the effect of oxidation conditions of the 
buffer layer on the electrical quality of top gate 
insulator, the top-gate Y2O3 insulator with ~5 nm 
thickness was deposited using ALD. No Raman D 
band was observed after the oxidation of buffer layer 
and subsequent Y2O3 deposition using ALD, as shown 
in Fig. 1(a). It should be noted that all devices were 
fabricated for the bilayer graphene because bandgap 
opening is our research motivation. The inset in 
Figure 2(a) is a scanning electron microscope (SEM) 
image of the typical dual gate bilayer graphene FET. 
The channel length and width for this device is 10 mm 
and 2 mm, respectively. The typical dimension in this 
study is ~10 mm  5 mm. Figure 2(a) shows the 
resistivity as a function of top gate voltage (VTG) for 
the device in which the buffer layer was oxidized via 
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Figure 2. (a) Normalized resistivity and top-gate leakage current as a function of VTG for different VBG at RT (VD = 100 mV). 
The top-gate insulator formation condition is AP annealing of Y buffer layer and subsequent ALD-Y2O3. It should be noted 
that resistivity is normalized by the value of the lowest resistivity value at VTG = -3 V and VBG = -30 V. The voltage step for 
VBG is 4 V. The inset SEM image is the fabricated top-gate device. (b) Normalized resistivity and top-gate leakage current as a 
function of VTG for different VBG at RT (VD = 20 mV). The top-gate insulator formation condition is HP annealing of both the 
buffer layer and ALD-Y2O3. The voltage step for VBG is 5 V. 
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AP annealing. The resistivity increase at the Dirac 
point is clearly observed with changing the back gate 
voltage (VBG). The leakage current through the top 
gate (ITG) is negligible, which suggests that an 
electrically reliable top-gate insulator is formed. For 
the other two oxidation conditions (HP annealing and 
ozone annealing), similar transfer characteristics were 
observed.  
Figure 3(a) shows the trace of the Dirac point 
observed for the VTG sweep at different VBG for 
different oxidation conditions (AP, HP and ozone 
annealing). The Dirac point position is controlled by 
the relative ratio of capacitive coupling between the 
top and back gates with bilayer graphene. Therefore, 
the slope (S) in Fig. 3(a) corresponds to - CBG/CTG. 
CBG is calculated to be 0.0384 mF/cm2 for the 88 nm 
thick SiO2 using kSiO2 = 3.9. CTG values that are 
estimated for different oxidation conditions are shown 
in Fig. 3(b). For the transport measurements on AP 
annealed devices, the almost whole percentage of 
devices works well, while the capacitance value was 
small. The thickness of ALD-Y2O3 are reduced from 
6 nm to 5 nm for the HP and ozone annealing cases. 
The estimated k values are shown in Fig. 3(b). In this 
study, the Y2O3 thickness on graphene could not be 
determined directly due to the small area of graphene 
channel. Therefore, the error bar indicates 15 % of 
the value, which approximately corresponds with the 
error of 1 nm in thickness. The values of k for HP 
and ozone were higher than those of AP. However, k 
for ozone with the highest oxygen potential is lower 
than that for HP. In general, the reactivity of ozone 
drastically reduced with temperature, as mentioned 
above. Therefore, we expect that ozone does not reach 
to the bottom of the 1-nm thick Y metal buffer layer. 
Therefore, ozone annealing at RT was not effective 
from the viewpoint of oxidation kinetics, although 
oxygen potential is the highest for ozone annealing 
under three oxidation conditions. In the previous 
study, we achieved the k value of 12.9 for the Y2O3 
deposition via ALD on SiO2/Si substrate without the 
post-deposition annealing.18) This value is close to the 
ideal value for the bulk Y2O3 and is much higher than 
those in the present study. This suggests that the 
quality of ALD-Y2O3 is strongly affected by the 
buffer layer quality. Considering that Y has the 
highest oxidation ability in rare earth elements, and 
Y2O3 is thermodynamically stable on graphene,9) it 
seems to be difficult to achieve the full buffer layer 
oxidation without introducing defects in graphene. 
To further improve the electrical quality of top 
gate insulator, the 5-nm Y2O3 film was deposited 
using ALD after the Y buffer layer was oxidized in 
AP annealing. Then, HP annealing was performed for 
the entire top-gate insulator (the buffer layer and 
ALD-Y2O3). It is noted that the annealing conditions 
for AP and HP are the same as mentioned above. As 
shown in Fig. 2(b), the modulation of resistivity is 
clearly improved due to the high top-gate capacitance, 
compared with that in Fig. 2(a). The maximum Ion/Ioff 
ratio is ~50. The negligible ITG suggests that the 
electrically reliable top-gate insulator is formed. 
Among the several devices, the best value for CTG was 
1.16 mF cm-2 (k = ~7.8), as shown in Fig. 3(b). The 
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Figure 3. (a) Trace of the Dirac point observed for the VTG sweeps at different VBG for different oxidation conditions (AP, HP 
ozone annealing, and whole HP). The slopes indicated in this figure are determined via linear fitting. (b) CTG (top) and k 
(bottom) estimated for different oxidation conditions. It should be noted that the thickness of buffer layer and ALD-Y2O3 are 1 
nm and 6 nm for the AP annealing case, while they are 1 nm and 5 nm for the HP and ozone annealing cases. 
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value of k for the whole HP annealing for both the 
buffer layer and ALD-Y2O3 was improved compared 
with k for HP annealing only for the buffer layer. This 
suggests that the degree of oxidation of the buffer 
layer largely influences the electrical quality of ALD-
Y2O3 as well. 
The high insulating properties of high-k Y2O3 
top-gate in graphene FETs was previously achieved 
by the Y metal deposition and subsequent HP-PDA 
without using ALD.9) Now let’s compare the present 
whole HP annealed ALD device with the previous 
HP-PDA device. As shown in Figure 4(a), the initial 
leakage current level is the same for both cases. 
However, at the high electrical field, the leakage 
current for the whole HP annealed ALD device 
increases more rapidly. The breakdown voltage for 
the whole HP annealed ALD device is lower than that 
for the HP-PDA device. Although the present ALD 
provides the much precise thickness control, the 
previous HP-PDA device is preferable in terms of 
electrical quality. This can be understood by the cross-
sectional transmission electron microscope (TEM) 
image of the whole HP annealed ALD device, as 
shown in Fig. 4(b). The total thickness of Y2O3 layer 
was consistent with our expectation (~6 nm). The 
wettability of Y metal on graphene is good, as shown 
in Fig. 1(c), which is consistent with previous 
reports.20-22) Therefore, the surface condition for the 
subsequent ALD deposition is expected to be 
reasonable, resulting in the precise thickness control. 
On the other hand, it is evident that the whole Y2O3 
insulator is still mainly amorphous for the whole HP 
annealed ALD device, while the HP-PDA device 
showed high density of crystals (cubic phase).9) This 
is a little surprising because the partial crystallization 
for ALD-Al2O3 without post-annealing has been 
reported.17) In general, the amorphous phase is 
required as a top gate insulator because the leakage 
current through the grain boundaries are minimized. 
However, the electrical quality of the present 
amorphous Y2O3 on graphene is rather poor. So, the 
crystalline Y2O3 in the HP-PDA device is still better 
than the amorphous Y2O3 in the whole HP annealed 
ALD device. Further study to improve the electrical 
quality of the amorphous high-k on graphene is 
required from the chemical viewpoint. 
The comparison of CTG with the previously 
reported values for monolayer, bilayer and trilayer 
graphene is shown in Supplementary Fig. S2. All the 
reported data do not reach the effective oxide 
thickness (EOT) of 1 nm, which is a standard value 
for Si FETs. Although there are two reports with Cox 
> 2 mFcm-2, one case shows the increase in the D band 
intensity after the ALD process26) and the other case 
uses the EB evaporation to deposit the top gate 
insulator.27) Therefore, under the restraint condition 
for no defect formation in graphene, CTG obtained in 
this study is relatively high compared with previous 
reports in which HfO2 with much higher k value was 
used. As mentioned in the Introduction, there are two 
directions for the gate stack research: high-k ALD 
oxide and h-BN. However, CTG for h-BN is generally 
small due to the small k value (3~4). To overcome the 
oxidation issue for the buffer layer, the combination 
of h-BN and high-k oxide is the key because the 
oxidation barrier of h-BN is high (> 800 C).28,29) 
Although high-k oxide deposition on h-BN using 
ALD has been achieved,18,30) CTG for high-k on h-BN 
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is still low due to the thick h-BN, as shown in the 
Supplementary Fig. S2.31,32) As we have already 
proposed,18) the monolayer h-BN is critical for this 
issue. 
 
Based on many types of trials for the buffer 
layer deposition, the thermal deposition of rare earth 
Y metal at the partial pressure of 10-1 Pa for Ar was 
found to be optimum because defect formation in 
graphene can be avoided by reducing the kinetic 
energy of Y vapor. Various oxidation methods were 
applied to the Y metal buffer layer and, then, the top 
gate insulator was deposited using ALD. The 
estimated dielectric constants for the Y2O3 films 
deposited on buffer layers via ALD strongly depend 
on the degree of oxidation of the buffer layers. By 
optimizing oxidation conditions of the top gate 
insulator, we demonstrate a large Ion/Ioff ratio for 
bilayer graphene by applying the external electric 
field. However, because the buffer layer is oxidized 
under the restraint condition for no defect formation 
in graphene, it is difficult to achieve an ideal dielectric 
constant for Y2O3. To further improve the degree of 
oxidation for the buffer layer, the combination of h-
BN and high-k oxide is key because the oxidation 
barrier of h-BN is high. 
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Figure S1. (a) G of three different oxidation conditions (ia) AP (O2: 1 atm), (ib) HP (O2: 100 
atm), and (ii) ozone (O3: 100,000 ppm) at different temperatures calculated using a thermodynamic 
database [S1-S3]. The considered oxidation reaction equations are shown in the figure.G should 
be a negatively larger value to facilitate oxidation. The oxidizing ability follows the order of ozone, 
HP and AP. 
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Figure S2. Comparison of CTG with the previously reported values for monolayer, bilayer and 
trilayer graphene. Closed and open red circles indicate CTG obtained for oxide insulators deposited 
via ALD and for insulators prepared using another technique, respectively. Closed and open blue 
boxes indicate CTG obtained for h-BN and for the combination of h-BN and high-k oxide. It should 
be noted that ref. 30 is not obtained for graphene but for MoS2. “EOT = 1 nm” indicates CTG 
obtained for 1 nm thick SiO2. The reference numbers in Fig. S2 are consistent with the reference 
numbers in main text, while the other alphabetical references are shown below. 
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